For the circuit shown in the figure, P and Q are the inputs

Please wait...
THANKU FOR BEING A PART OF OUR JOURNEY TO BRING "REVOLUTION IN EDUCATION"
We Genuinely APPRECIATE your PATIENCE

Coming Soon

25

M: +1.00/-0.33

For the circuit shown in the figure, P and Q are the inputs and Y is the output.

The logic implemented by the circuit is

[GATE EC 2017 Set 2]

A XNOR

B XOR

C NOR

D OR