Please wait...
THANKU FOR BEING A PART OF OUR JOURNEY TO BRING "REVOLUTION IN EDUCATION"
We Genuinely APPRECIATE your PATIENCE

61
M: +2.00/-0.66

The logical gate implemented using the circuit shown below where.V1 and V2 are inputs (with 0 V as digital 0 and 5 V as digital 1) and Vout, is the output is
 

[GATE EE 2017 Set 1]
A
B
C
D