In a two-level cache system, the access times of and caches are 1 and 8 clock cycles, respectively. The miss penalty from cache to main memory is 18 clock cycles. The miss rate of cache is twice that of . The average memory access time (AMAT) of this cache system is 2 cycles. This miss rates of and L2 respectively are: